Diode-biased AC-coupled ECL-to-CMOS interface circuit

Barmak Mansoorian, Volkan Ozguz, Sadik Esener

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

A full CMOS emitter-coupled logic (ECL)-to-CMOS voltage level converter has been developed. A diode-biased accoupled circuit is used to convert digital signals from ECL to CMOS voltage levels for use in digital data transmission. This technique makes the receiver insensitive to variations in input signal noise and offset voltage with no substantial penalties in conversion delay. The circuit can be used to retrofit all-CMOS systems to a bipolar ECL environment and to benefit from the reduction of chip-to-chip delays using small-signal transmissionline networks.

Original languageEnglish (US)
Pages (from-to)397-399
Number of pages3
JournalIEEE Journal of Solid-State Circuits
Volume28
Issue number3
DOIs
StatePublished - 1993
Externally publishedYes

Fingerprint

Diodes
Networks (circuits)
Electric potential
Data communication systems

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Diode-biased AC-coupled ECL-to-CMOS interface circuit. / Mansoorian, Barmak; Ozguz, Volkan; Esener, Sadik.

In: IEEE Journal of Solid-State Circuits, Vol. 28, No. 3, 1993, p. 397-399.

Research output: Contribution to journalArticle

Mansoorian, Barmak ; Ozguz, Volkan ; Esener, Sadik. / Diode-biased AC-coupled ECL-to-CMOS interface circuit. In: IEEE Journal of Solid-State Circuits. 1993 ; Vol. 28, No. 3. pp. 397-399.
@article{243aae22713241f2b6834818b6891857,
title = "Diode-biased AC-coupled ECL-to-CMOS interface circuit",
abstract = "A full CMOS emitter-coupled logic (ECL)-to-CMOS voltage level converter has been developed. A diode-biased accoupled circuit is used to convert digital signals from ECL to CMOS voltage levels for use in digital data transmission. This technique makes the receiver insensitive to variations in input signal noise and offset voltage with no substantial penalties in conversion delay. The circuit can be used to retrofit all-CMOS systems to a bipolar ECL environment and to benefit from the reduction of chip-to-chip delays using small-signal transmissionline networks.",
author = "Barmak Mansoorian and Volkan Ozguz and Sadik Esener",
year = "1993",
doi = "10.1109/4.210011",
language = "English (US)",
volume = "28",
pages = "397--399",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

TY - JOUR

T1 - Diode-biased AC-coupled ECL-to-CMOS interface circuit

AU - Mansoorian, Barmak

AU - Ozguz, Volkan

AU - Esener, Sadik

PY - 1993

Y1 - 1993

N2 - A full CMOS emitter-coupled logic (ECL)-to-CMOS voltage level converter has been developed. A diode-biased accoupled circuit is used to convert digital signals from ECL to CMOS voltage levels for use in digital data transmission. This technique makes the receiver insensitive to variations in input signal noise and offset voltage with no substantial penalties in conversion delay. The circuit can be used to retrofit all-CMOS systems to a bipolar ECL environment and to benefit from the reduction of chip-to-chip delays using small-signal transmissionline networks.

AB - A full CMOS emitter-coupled logic (ECL)-to-CMOS voltage level converter has been developed. A diode-biased accoupled circuit is used to convert digital signals from ECL to CMOS voltage levels for use in digital data transmission. This technique makes the receiver insensitive to variations in input signal noise and offset voltage with no substantial penalties in conversion delay. The circuit can be used to retrofit all-CMOS systems to a bipolar ECL environment and to benefit from the reduction of chip-to-chip delays using small-signal transmissionline networks.

UR - http://www.scopus.com/inward/record.url?scp=0027559335&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027559335&partnerID=8YFLogxK

U2 - 10.1109/4.210011

DO - 10.1109/4.210011

M3 - Article

AN - SCOPUS:0027559335

VL - 28

SP - 397

EP - 399

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 3

ER -