VLSI development of smart-pixel ICs: A hybrid DSP core and a multi-threaded programmable DSP

J. Ekman, P. Chandramani, P. Rozier, F. Kiamilev, J. Rorie, F. Zane, P. Marchand, Sadik Esener

Research output: Contribution to journalArticle

Abstract

Two integrated circuits which target the development of digital integrated circuits with the capability to interface with optical devices to yield high-speed/high-bandwidth communication are presented. The first, fabricated with Hewlett-Packard's 14B half-micron process as a part of the 1997 Bell Labs/Lucent Technology CMOS-multiple quantum well (MQW) foundry, is a digital signal processing (DSP) core. The second is a prototype design of the multi-threaded programmable DSP engine that will be a part of the 3-D OESP consortium demonstrator system.

Original languageEnglish (US)
Pages (from-to)59-60
Number of pages2
JournalUnknown Journal
StatePublished - 1998
Externally publishedYes

Fingerprint

Computer-Assisted Signal Processing
very large scale integration
Digital signal processing
integrated circuits
signal processing
Pixels
pixels
Digital integrated circuits
Optical Devices
foundries
Foundries
Optical devices
bells
Semiconductor quantum wells
Integrated circuits
engines
CMOS
communication
prototypes
high speed

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Atomic and Molecular Physics, and Optics

Cite this

Ekman, J., Chandramani, P., Rozier, P., Kiamilev, F., Rorie, J., Zane, F., ... Esener, S. (1998). VLSI development of smart-pixel ICs: A hybrid DSP core and a multi-threaded programmable DSP. Unknown Journal, 59-60.

VLSI development of smart-pixel ICs : A hybrid DSP core and a multi-threaded programmable DSP. / Ekman, J.; Chandramani, P.; Rozier, P.; Kiamilev, F.; Rorie, J.; Zane, F.; Marchand, P.; Esener, Sadik.

In: Unknown Journal, 1998, p. 59-60.

Research output: Contribution to journalArticle

Ekman, J, Chandramani, P, Rozier, P, Kiamilev, F, Rorie, J, Zane, F, Marchand, P & Esener, S 1998, 'VLSI development of smart-pixel ICs: A hybrid DSP core and a multi-threaded programmable DSP', Unknown Journal, pp. 59-60.
Ekman J, Chandramani P, Rozier P, Kiamilev F, Rorie J, Zane F et al. VLSI development of smart-pixel ICs: A hybrid DSP core and a multi-threaded programmable DSP. Unknown Journal. 1998;59-60.
Ekman, J. ; Chandramani, P. ; Rozier, P. ; Kiamilev, F. ; Rorie, J. ; Zane, F. ; Marchand, P. ; Esener, Sadik. / VLSI development of smart-pixel ICs : A hybrid DSP core and a multi-threaded programmable DSP. In: Unknown Journal. 1998 ; pp. 59-60.
@article{29a8d18688d74f9e8375e9ff156c5cab,
title = "VLSI development of smart-pixel ICs: A hybrid DSP core and a multi-threaded programmable DSP",
abstract = "Two integrated circuits which target the development of digital integrated circuits with the capability to interface with optical devices to yield high-speed/high-bandwidth communication are presented. The first, fabricated with Hewlett-Packard's 14B half-micron process as a part of the 1997 Bell Labs/Lucent Technology CMOS-multiple quantum well (MQW) foundry, is a digital signal processing (DSP) core. The second is a prototype design of the multi-threaded programmable DSP engine that will be a part of the 3-D OESP consortium demonstrator system.",
author = "J. Ekman and P. Chandramani and P. Rozier and F. Kiamilev and J. Rorie and F. Zane and P. Marchand and Sadik Esener",
year = "1998",
language = "English (US)",
pages = "59--60",
journal = "Indian Journal of Rheumatology",
issn = "0973-3698",
publisher = "Elsevier (Singapore) Pte Ltd",

}

TY - JOUR

T1 - VLSI development of smart-pixel ICs

T2 - A hybrid DSP core and a multi-threaded programmable DSP

AU - Ekman, J.

AU - Chandramani, P.

AU - Rozier, P.

AU - Kiamilev, F.

AU - Rorie, J.

AU - Zane, F.

AU - Marchand, P.

AU - Esener, Sadik

PY - 1998

Y1 - 1998

N2 - Two integrated circuits which target the development of digital integrated circuits with the capability to interface with optical devices to yield high-speed/high-bandwidth communication are presented. The first, fabricated with Hewlett-Packard's 14B half-micron process as a part of the 1997 Bell Labs/Lucent Technology CMOS-multiple quantum well (MQW) foundry, is a digital signal processing (DSP) core. The second is a prototype design of the multi-threaded programmable DSP engine that will be a part of the 3-D OESP consortium demonstrator system.

AB - Two integrated circuits which target the development of digital integrated circuits with the capability to interface with optical devices to yield high-speed/high-bandwidth communication are presented. The first, fabricated with Hewlett-Packard's 14B half-micron process as a part of the 1997 Bell Labs/Lucent Technology CMOS-multiple quantum well (MQW) foundry, is a digital signal processing (DSP) core. The second is a prototype design of the multi-threaded programmable DSP engine that will be a part of the 3-D OESP consortium demonstrator system.

UR - http://www.scopus.com/inward/record.url?scp=0031636653&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031636653&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0031636653

SP - 59

EP - 60

JO - Indian Journal of Rheumatology

JF - Indian Journal of Rheumatology

SN - 0973-3698

ER -