Parallel distributed free-space optoelectronic compute engine using flat `plug-on-top' optics package

C. Berger, J. Ekman, X. Wang, P. Marchand, H. Spaanenburg, F. Kiamilev, Sadik Esener

Research output: Contribution to journalArticle

13 Citations (Scopus)

Abstract

We report about ongoing work on a free-space optical interconnect system, which will demonstrate a Fast Fourier Transformation (FFT) calculation, distributed among six processor chips. Logically, the processors are arranged in two linear chains, where each element communicates optically with its nearest neighbors. Physically, the setup consists of a large motherboard, several multi-chip carrier modules, which hold the processor/driver chips and the optoelectronic chips (arrays of lasers and detectors), and several plug-on-top optics modules, which provide the optical links between the chip carrier modules. The system design tries to satisfy numerous constraints, such as compact size, potential for mass-production, suitability for large arrays (up to 1024 parallel channels), compatibility with standard electronics fabrication and packaging technology, potential for active misalignment compensation by integrating MEMS technology, and suitability for testing different imaging topologies. We present the system architecture together with details of key components and modules, and report on first experiences with prototype modules of the setup.

Original languageEnglish (US)
Pages (from-to)1037-1045
Number of pages9
JournalUnknown Journal
Volume4089
StatePublished - 2000
Externally publishedYes

Fingerprint

plugs
Optoelectronic devices
engines
Optics
modules
chips
Micro-Electrical-Mechanical Systems
optics
Engines
Technology
Optical Devices
Optical interconnects
Optical links
Product Packaging
central processing units
MEMS
Packaging
Lasers
Electronic equipment
Systems analysis

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Condensed Matter Physics

Cite this

Berger, C., Ekman, J., Wang, X., Marchand, P., Spaanenburg, H., Kiamilev, F., & Esener, S. (2000). Parallel distributed free-space optoelectronic compute engine using flat `plug-on-top' optics package. Unknown Journal, 4089, 1037-1045.

Parallel distributed free-space optoelectronic compute engine using flat `plug-on-top' optics package. / Berger, C.; Ekman, J.; Wang, X.; Marchand, P.; Spaanenburg, H.; Kiamilev, F.; Esener, Sadik.

In: Unknown Journal, Vol. 4089, 2000, p. 1037-1045.

Research output: Contribution to journalArticle

Berger, C, Ekman, J, Wang, X, Marchand, P, Spaanenburg, H, Kiamilev, F & Esener, S 2000, 'Parallel distributed free-space optoelectronic compute engine using flat `plug-on-top' optics package', Unknown Journal, vol. 4089, pp. 1037-1045.
Berger C, Ekman J, Wang X, Marchand P, Spaanenburg H, Kiamilev F et al. Parallel distributed free-space optoelectronic compute engine using flat `plug-on-top' optics package. Unknown Journal. 2000;4089:1037-1045.
Berger, C. ; Ekman, J. ; Wang, X. ; Marchand, P. ; Spaanenburg, H. ; Kiamilev, F. ; Esener, Sadik. / Parallel distributed free-space optoelectronic compute engine using flat `plug-on-top' optics package. In: Unknown Journal. 2000 ; Vol. 4089. pp. 1037-1045.
@article{a9e17099ae5443699cbec224a4f40bea,
title = "Parallel distributed free-space optoelectronic compute engine using flat `plug-on-top' optics package",
abstract = "We report about ongoing work on a free-space optical interconnect system, which will demonstrate a Fast Fourier Transformation (FFT) calculation, distributed among six processor chips. Logically, the processors are arranged in two linear chains, where each element communicates optically with its nearest neighbors. Physically, the setup consists of a large motherboard, several multi-chip carrier modules, which hold the processor/driver chips and the optoelectronic chips (arrays of lasers and detectors), and several plug-on-top optics modules, which provide the optical links between the chip carrier modules. The system design tries to satisfy numerous constraints, such as compact size, potential for mass-production, suitability for large arrays (up to 1024 parallel channels), compatibility with standard electronics fabrication and packaging technology, potential for active misalignment compensation by integrating MEMS technology, and suitability for testing different imaging topologies. We present the system architecture together with details of key components and modules, and report on first experiences with prototype modules of the setup.",
author = "C. Berger and J. Ekman and X. Wang and P. Marchand and H. Spaanenburg and F. Kiamilev and Sadik Esener",
year = "2000",
language = "English (US)",
volume = "4089",
pages = "1037--1045",
journal = "Indian Journal of Rheumatology",
issn = "0973-3698",
publisher = "Elsevier (Singapore) Pte Ltd",

}

TY - JOUR

T1 - Parallel distributed free-space optoelectronic compute engine using flat `plug-on-top' optics package

AU - Berger, C.

AU - Ekman, J.

AU - Wang, X.

AU - Marchand, P.

AU - Spaanenburg, H.

AU - Kiamilev, F.

AU - Esener, Sadik

PY - 2000

Y1 - 2000

N2 - We report about ongoing work on a free-space optical interconnect system, which will demonstrate a Fast Fourier Transformation (FFT) calculation, distributed among six processor chips. Logically, the processors are arranged in two linear chains, where each element communicates optically with its nearest neighbors. Physically, the setup consists of a large motherboard, several multi-chip carrier modules, which hold the processor/driver chips and the optoelectronic chips (arrays of lasers and detectors), and several plug-on-top optics modules, which provide the optical links between the chip carrier modules. The system design tries to satisfy numerous constraints, such as compact size, potential for mass-production, suitability for large arrays (up to 1024 parallel channels), compatibility with standard electronics fabrication and packaging technology, potential for active misalignment compensation by integrating MEMS technology, and suitability for testing different imaging topologies. We present the system architecture together with details of key components and modules, and report on first experiences with prototype modules of the setup.

AB - We report about ongoing work on a free-space optical interconnect system, which will demonstrate a Fast Fourier Transformation (FFT) calculation, distributed among six processor chips. Logically, the processors are arranged in two linear chains, where each element communicates optically with its nearest neighbors. Physically, the setup consists of a large motherboard, several multi-chip carrier modules, which hold the processor/driver chips and the optoelectronic chips (arrays of lasers and detectors), and several plug-on-top optics modules, which provide the optical links between the chip carrier modules. The system design tries to satisfy numerous constraints, such as compact size, potential for mass-production, suitability for large arrays (up to 1024 parallel channels), compatibility with standard electronics fabrication and packaging technology, potential for active misalignment compensation by integrating MEMS technology, and suitability for testing different imaging topologies. We present the system architecture together with details of key components and modules, and report on first experiences with prototype modules of the setup.

UR - http://www.scopus.com/inward/record.url?scp=0033692149&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033692149&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0033692149

VL - 4089

SP - 1037

EP - 1045

JO - Indian Journal of Rheumatology

JF - Indian Journal of Rheumatology

SN - 0973-3698

ER -