Optimization of transmitter and receiver design for optoelectronic computing

Chi Fan, Daniel A. Van Blerkom, Sadik Esener

Research output: Contribution to journalArticle

Abstract

This report discusses the recent results in the design optimization of the overall photonics layer. The total electrical power dissipated in both the transmitter and the receiver modules is examined, and the receiver configurations are optimized to achieve a minimum electrical power dissipation at a given bit rate. The results indicate that, as the bit rate increases, the total power dissipation in the photonics layer increases while the interconnect channel density decreases. The actual physical size of the communication circuits is much smaller than the effective area limited by the power dissipation density. Thus, in any parallel computing application, there is an optimal ratio between the communication and the computation circuit area that maximizes the usage of available silicon real estate.

Original languageEnglish (US)
JournalUnknown Journal
StatePublished - 1996
Externally publishedYes

Fingerprint

Optics and Photonics
Optoelectronic devices
transmitters
Transmitters
Energy dissipation
dissipation
receivers
Photonics
optimization
Silicon
communication
photonics
Networks (circuits)
Communication
design optimization
transmitter receivers
Parallel processing systems
modules
silicon
configurations

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Atomic and Molecular Physics, and Optics

Cite this

Optimization of transmitter and receiver design for optoelectronic computing. / Fan, Chi; Van Blerkom, Daniel A.; Esener, Sadik.

In: Unknown Journal, 1996.

Research output: Contribution to journalArticle

@article{4ad8ff90572f4b1da58d129f6be2baad,
title = "Optimization of transmitter and receiver design for optoelectronic computing",
abstract = "This report discusses the recent results in the design optimization of the overall photonics layer. The total electrical power dissipated in both the transmitter and the receiver modules is examined, and the receiver configurations are optimized to achieve a minimum electrical power dissipation at a given bit rate. The results indicate that, as the bit rate increases, the total power dissipation in the photonics layer increases while the interconnect channel density decreases. The actual physical size of the communication circuits is much smaller than the effective area limited by the power dissipation density. Thus, in any parallel computing application, there is an optimal ratio between the communication and the computation circuit area that maximizes the usage of available silicon real estate.",
author = "Chi Fan and {Van Blerkom}, {Daniel A.} and Sadik Esener",
year = "1996",
language = "English (US)",
journal = "Indian Journal of Rheumatology",
issn = "0973-3698",
publisher = "Elsevier (Singapore) Pte Ltd",

}

TY - JOUR

T1 - Optimization of transmitter and receiver design for optoelectronic computing

AU - Fan, Chi

AU - Van Blerkom, Daniel A.

AU - Esener, Sadik

PY - 1996

Y1 - 1996

N2 - This report discusses the recent results in the design optimization of the overall photonics layer. The total electrical power dissipated in both the transmitter and the receiver modules is examined, and the receiver configurations are optimized to achieve a minimum electrical power dissipation at a given bit rate. The results indicate that, as the bit rate increases, the total power dissipation in the photonics layer increases while the interconnect channel density decreases. The actual physical size of the communication circuits is much smaller than the effective area limited by the power dissipation density. Thus, in any parallel computing application, there is an optimal ratio between the communication and the computation circuit area that maximizes the usage of available silicon real estate.

AB - This report discusses the recent results in the design optimization of the overall photonics layer. The total electrical power dissipated in both the transmitter and the receiver modules is examined, and the receiver configurations are optimized to achieve a minimum electrical power dissipation at a given bit rate. The results indicate that, as the bit rate increases, the total power dissipation in the photonics layer increases while the interconnect channel density decreases. The actual physical size of the communication circuits is much smaller than the effective area limited by the power dissipation density. Thus, in any parallel computing application, there is an optimal ratio between the communication and the computation circuit area that maximizes the usage of available silicon real estate.

UR - http://www.scopus.com/inward/record.url?scp=0029696860&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029696860&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0029696860

JO - Indian Journal of Rheumatology

JF - Indian Journal of Rheumatology

SN - 0973-3698

ER -