Modular architectures for optoelectronic multistage interconnection networks

F. Kiamilev, E. Stevens, A. V. Krishnamoorthy, S. C. Esener

Research output: Contribution to journalArticle

2 Scopus citations

Abstract

This paper describes three multistage interconnection network (MIN) architectures that can be efficiently implemented with optoelectronic technology. These architectures target different applications and therefore have distinct cost, performance and functionality characteristics. All the architectures can be built using a common hardware module. This module is a perfect shuffle MIN that utilizes simple processing elements (less than 200 logic gates per PE). Previously, we have shown that optoelectronic (e.g. smart-pixel) implementation of such modules is highly efficient, while electronic implementations suffer in scalability due to the large number of wire crossovers required in the perfect shuffle interconnection and their length [1, 2]. Our approach allows a single optoelectronic packaging scheme to be applied in several applications, thus lowering the hardware development cost and increasing the number of potential users.

Original languageEnglish (US)
Pages (from-to)457-470
Number of pages14
JournalInternational Journal of Optoelectronics
Volume9
Issue number8
StatePublished - Nov 1 1994
Externally publishedYes

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials

Fingerprint Dive into the research topics of 'Modular architectures for optoelectronic multistage interconnection networks'. Together they form a unique fingerprint.

  • Cite this