Modular architecture for smart pixel switching networks

Multistage interconnection networks based on the perfect shuffle topology are often suggested as candidates for large scale multiprocessor and broadband communication networks. The perfect shuffle interconnection requires global communication links that extend across the entire system and have a large number of wire crossovers. These constraints prohibit a scalable electronic implementation both within a VLSI chip and at the MCM or board levels^1,2. This paper presents the architecture of a scalable optoelectronic hardware module for building multistage interconnection networks. To achieve a scalable implementation, the design uses free-space optical interconnects for global communication links and electronic VLSI technology for local communication links and switching elements (e.g. smart pixel approach). Our approach is to engineer a network with the desired functionality, cost and performance characteristics using generic hardware modules. In this paper, various applications are examined and their implementation using the proposed method is described.