High-speed CMOS switch designs for free-space optoelectronic MIN's

Osman Kibar, Philippe J. Marchand, Sadik Esener

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

We present the theory, experimental results, and analytical modeling of high-speed complementary metal-oxide-semiconductor (CMOS) switches, with a two-dimensional (2-D) layout, suitable for the implementation of packet-switched free-space optoelectronic multistage interconnection networks (MIN's). These switches are fully connected, bidirectional, and scaleable. The design is based on the implementation of a half-switch, which is a two-to-one multiplexer, using a 2-D layout. It introduces a novel self-routing concept, with contention detection and packet drop-and-resend capabilities. It uses three-valued logic, with 2.5 V being the third value for a 5 V power supply. Simulations show that for a 0.8-μm CMOS technology the switches can operate at speeds up to 250 Mb/s. Scaled-down versions of the switches have been successfully implemented in 2.0 μm CMOS. The analytical modeling of these switches show that large scale free-space optoelectronic MIN's using this concept could offer close to Terabit/sec throughput capabilities for very reasonable power and area figures. For example, a 4096 channel system could offer 256 Gb/s aggregate throughput for a total silicon area of about 18 cm 2 and a total power consumption (optics plus electronics) of about 90 W.

Original languageEnglish (US)
Pages (from-to)372-386
Number of pages15
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume6
Issue number3
DOIs
StatePublished - 1998
Externally publishedYes

Fingerprint

Semiconductor switches
Optoelectronic devices
Switches
Metals
Throughput
Optics
Electric power utilization
Electronic equipment
Oxide semiconductors
Silicon

Keywords

  • Analytical modeling of CMOS circuits
  • Free-space optoelectronic interconnections
  • Multistage interconnection networks
  • Parallel systems
  • Three-valued logic
  • Two-dimensional layout
  • VLSI switches

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

High-speed CMOS switch designs for free-space optoelectronic MIN's. / Kibar, Osman; Marchand, Philippe J.; Esener, Sadik.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 6, No. 3, 1998, p. 372-386.

Research output: Contribution to journalArticle

@article{0eb7435b328e461d826fddf1f61e1ff7,
title = "High-speed CMOS switch designs for free-space optoelectronic MIN's",
abstract = "We present the theory, experimental results, and analytical modeling of high-speed complementary metal-oxide-semiconductor (CMOS) switches, with a two-dimensional (2-D) layout, suitable for the implementation of packet-switched free-space optoelectronic multistage interconnection networks (MIN's). These switches are fully connected, bidirectional, and scaleable. The design is based on the implementation of a half-switch, which is a two-to-one multiplexer, using a 2-D layout. It introduces a novel self-routing concept, with contention detection and packet drop-and-resend capabilities. It uses three-valued logic, with 2.5 V being the third value for a 5 V power supply. Simulations show that for a 0.8-μm CMOS technology the switches can operate at speeds up to 250 Mb/s. Scaled-down versions of the switches have been successfully implemented in 2.0 μm CMOS. The analytical modeling of these switches show that large scale free-space optoelectronic MIN's using this concept could offer close to Terabit/sec throughput capabilities for very reasonable power and area figures. For example, a 4096 channel system could offer 256 Gb/s aggregate throughput for a total silicon area of about 18 cm 2 and a total power consumption (optics plus electronics) of about 90 W.",
keywords = "Analytical modeling of CMOS circuits, Free-space optoelectronic interconnections, Multistage interconnection networks, Parallel systems, Three-valued logic, Two-dimensional layout, VLSI switches",
author = "Osman Kibar and Marchand, {Philippe J.} and Sadik Esener",
year = "1998",
doi = "10.1109/92.711309",
language = "English (US)",
volume = "6",
pages = "372--386",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

TY - JOUR

T1 - High-speed CMOS switch designs for free-space optoelectronic MIN's

AU - Kibar, Osman

AU - Marchand, Philippe J.

AU - Esener, Sadik

PY - 1998

Y1 - 1998

N2 - We present the theory, experimental results, and analytical modeling of high-speed complementary metal-oxide-semiconductor (CMOS) switches, with a two-dimensional (2-D) layout, suitable for the implementation of packet-switched free-space optoelectronic multistage interconnection networks (MIN's). These switches are fully connected, bidirectional, and scaleable. The design is based on the implementation of a half-switch, which is a two-to-one multiplexer, using a 2-D layout. It introduces a novel self-routing concept, with contention detection and packet drop-and-resend capabilities. It uses three-valued logic, with 2.5 V being the third value for a 5 V power supply. Simulations show that for a 0.8-μm CMOS technology the switches can operate at speeds up to 250 Mb/s. Scaled-down versions of the switches have been successfully implemented in 2.0 μm CMOS. The analytical modeling of these switches show that large scale free-space optoelectronic MIN's using this concept could offer close to Terabit/sec throughput capabilities for very reasonable power and area figures. For example, a 4096 channel system could offer 256 Gb/s aggregate throughput for a total silicon area of about 18 cm 2 and a total power consumption (optics plus electronics) of about 90 W.

AB - We present the theory, experimental results, and analytical modeling of high-speed complementary metal-oxide-semiconductor (CMOS) switches, with a two-dimensional (2-D) layout, suitable for the implementation of packet-switched free-space optoelectronic multistage interconnection networks (MIN's). These switches are fully connected, bidirectional, and scaleable. The design is based on the implementation of a half-switch, which is a two-to-one multiplexer, using a 2-D layout. It introduces a novel self-routing concept, with contention detection and packet drop-and-resend capabilities. It uses three-valued logic, with 2.5 V being the third value for a 5 V power supply. Simulations show that for a 0.8-μm CMOS technology the switches can operate at speeds up to 250 Mb/s. Scaled-down versions of the switches have been successfully implemented in 2.0 μm CMOS. The analytical modeling of these switches show that large scale free-space optoelectronic MIN's using this concept could offer close to Terabit/sec throughput capabilities for very reasonable power and area figures. For example, a 4096 channel system could offer 256 Gb/s aggregate throughput for a total silicon area of about 18 cm 2 and a total power consumption (optics plus electronics) of about 90 W.

KW - Analytical modeling of CMOS circuits

KW - Free-space optoelectronic interconnections

KW - Multistage interconnection networks

KW - Parallel systems

KW - Three-valued logic

KW - Two-dimensional layout

KW - VLSI switches

UR - http://www.scopus.com/inward/record.url?scp=0032167139&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032167139&partnerID=8YFLogxK

U2 - 10.1109/92.711309

DO - 10.1109/92.711309

M3 - Article

AN - SCOPUS:0032167139

VL - 6

SP - 372

EP - 386

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 3

ER -