Architectures for optical computing

F. Kiamilev, Sadik Esener, S. H. Lee

Research output: Contribution to journalArticle

Abstract

The programmable optoelectronic multiprocessor architecture and its technological basis are described. The authors compare this architecture with existing electronic and other proposed optical parallel computing architectures and suggest potential application areas. The symbolic substitution demonstration systems being built at AT&T Bell Labs and the Programmable Optoelectronic Multiprocessor (POEM) prototype system currently under construction at the University of California, San Diego are discussed along with programmable free-space interconnects, optoelectronic processors, VLSI, 3-D VLSI, Hughes 3-D computer.

Original languageEnglish (US)
Pages (from-to)406-407
Number of pages2
JournalUnknown Journal
Volume1359
StatePublished - 1990
Externally publishedYes

Fingerprint

Optical data processing
Optoelectronic devices
very large scale integration
Parallel processing systems
bells
central processing units
Substitution reactions
Demonstrations
prototypes
substitutes
electronics

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Condensed Matter Physics

Cite this

Kiamilev, F., Esener, S., & Lee, S. H. (1990). Architectures for optical computing. Unknown Journal, 1359, 406-407.

Architectures for optical computing. / Kiamilev, F.; Esener, Sadik; Lee, S. H.

In: Unknown Journal, Vol. 1359, 1990, p. 406-407.

Research output: Contribution to journalArticle

Kiamilev, F, Esener, S & Lee, SH 1990, 'Architectures for optical computing', Unknown Journal, vol. 1359, pp. 406-407.
Kiamilev F, Esener S, Lee SH. Architectures for optical computing. Unknown Journal. 1990;1359:406-407.
Kiamilev, F. ; Esener, Sadik ; Lee, S. H. / Architectures for optical computing. In: Unknown Journal. 1990 ; Vol. 1359. pp. 406-407.
@article{920bd0279aa94a788f93392ef4d70589,
title = "Architectures for optical computing",
abstract = "The programmable optoelectronic multiprocessor architecture and its technological basis are described. The authors compare this architecture with existing electronic and other proposed optical parallel computing architectures and suggest potential application areas. The symbolic substitution demonstration systems being built at AT&T Bell Labs and the Programmable Optoelectronic Multiprocessor (POEM) prototype system currently under construction at the University of California, San Diego are discussed along with programmable free-space interconnects, optoelectronic processors, VLSI, 3-D VLSI, Hughes 3-D computer.",
author = "F. Kiamilev and Sadik Esener and Lee, {S. H.}",
year = "1990",
language = "English (US)",
volume = "1359",
pages = "406--407",
journal = "Indian Journal of Rheumatology",
issn = "0973-3698",
publisher = "Elsevier (Singapore) Pte Ltd",

}

TY - JOUR

T1 - Architectures for optical computing

AU - Kiamilev, F.

AU - Esener, Sadik

AU - Lee, S. H.

PY - 1990

Y1 - 1990

N2 - The programmable optoelectronic multiprocessor architecture and its technological basis are described. The authors compare this architecture with existing electronic and other proposed optical parallel computing architectures and suggest potential application areas. The symbolic substitution demonstration systems being built at AT&T Bell Labs and the Programmable Optoelectronic Multiprocessor (POEM) prototype system currently under construction at the University of California, San Diego are discussed along with programmable free-space interconnects, optoelectronic processors, VLSI, 3-D VLSI, Hughes 3-D computer.

AB - The programmable optoelectronic multiprocessor architecture and its technological basis are described. The authors compare this architecture with existing electronic and other proposed optical parallel computing architectures and suggest potential application areas. The symbolic substitution demonstration systems being built at AT&T Bell Labs and the Programmable Optoelectronic Multiprocessor (POEM) prototype system currently under construction at the University of California, San Diego are discussed along with programmable free-space interconnects, optoelectronic processors, VLSI, 3-D VLSI, Hughes 3-D computer.

UR - http://www.scopus.com/inward/record.url?scp=0025535560&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0025535560&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0025535560

VL - 1359

SP - 406

EP - 407

JO - Indian Journal of Rheumatology

JF - Indian Journal of Rheumatology

SN - 0973-3698

ER -